

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3A




FIG. 3B

350




FIG. 3C




FIG. 3D





FIG. 3E






Fig. 5A




FIG. 5B




FIG. 5C

4-bit DSU
Style

560

0000

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rt MO	18	17	16	Rx MO	13	12	11
									8	7	6
										Ry MO	

561

562

0001

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rt MO	18	17	16	Rx MO	13	12	11
									5	4	3
										ComCtrl MO	

563

564

0010

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rs/t MO	18	17	16	Rx/BitNum MO	13	12	11
									9	8	7
										Ft MO	

565

0011

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				reserved							

566

0100

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rte MO	19	18	17	Rxe MO	14	13	12
									9	8	7
										Rye MO	

567

568

0101

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rt MO	17	16	Rx MO	Ry MO	6	Startbit/FieldLength MO	5
										4	3
										2	1

569

570

0110

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rt MO	17	16	Rx MO		10	9	8
										7	6
										Nbits MO	

571

572

0111

11	10	9	8	7	6	5	4	3	2	1	0
TM Offs				Rs/t MO	17	16	Ft MO		15	14	13
										12	11
										BitNum MO	

573

FIG. 5D





FIG. 5E



00000000000000000000000000000000

650



13	12	11	10	9	8	7	6	5	4	3	2	1	0
S / P	xv iVLW 111			4-bit TM2Offs Vb=V0				6-bit TM1Offs Vb=V0					

652

656

654

FIG. 6B

670

671




Fig. 6C




FIG. 7




FIG. 8




FIG. 9

1015 1025 1035 1045 1055 1065

<u>Cycle</u>	<u>Fetch</u>	<u>Xpand & Dispatch</u>	<u>Decode</u>	<u>Execute</u>	<u>Cond. Ret</u>
i	SP Fetches a B-bit Instr(i)=ADD.S instruction & loads it into IR1	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-4)
i+1	SP Fetches a B-bit Instr(i+1)=XV.S instruction & loads it into IR1	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i)=ADD.S instruction is loaded into IR2. The S/P-bit and 3-bit opcode are decoded in the SP.	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-3)
i+2	SP Fetches a B-bit Instr(i+2)=COPY.S instruction & loads it into IR1	S/P-bit & opcode indicate an SP XV operation. Local TM fetches occur and a native form of the Instr(i+1)=XV.S instruction is loaded into IR2. The S/P-bit, and 3-bit opcode are decoded in the SP. The VIM address is calculated and the IVLIW is fetched from the XV VIM	The ALU decodes Instr(i)=ADD.S instruction	Previous Instruction Instr(i-1)	Previous Instruction Instr(i-2)
i+3	SP Fetches a B-bit Instr(i+3)=ADD.S instruction & loads it into IR1	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+2)=COPY.S instruction is loaded into IR2.	Instr(i+1)=XV.S causes up to 5 instructions in IVLIW decode	The ALU executes Instr(i)=ADD.S instruction.	Previous Instruction Instr(i-1)
i+4	Fetch next B-bit instruction: Instr(i+4)	S/P-bit Indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+3)=ADD.S instruction is loaded into IR2.	The DSU decodes the Instr(i+2)=COPY.S instruction	Instr(i+1)=XV.S causes up to 5 instructions in IVLIW execute	The Instr(i)=ADD.S side effects are set in ASFs and ACFs

FIG. 10